Abstract-A hardware scheduler is developed to improve real-time performance of soft-core processor based computing systems. A hardware scheduler typically accelerates system performance at the cost of increased hardware resources, inflexibility and integration difficulty. However, the reprogrammability of FPGA-based systems removes the problems of inflexibility and integration difficulty. This paper introduces a new task-queue architecture to better support practical task controls and maintain good resource scaling. The scheduler can be configured to support various algorithms such as time sliced priority scheduling, Earliest Deadline First and Least Slack Time. The hardware scheduler reduces scheduling overhead by more than 1,000 clock cycles and raises the system utilization bound by a maximum 19.2 percent. Scheduling jitter is reduced from hundreds of clock cycles in software to just two or three cycles for most operations. The additional resource cost is no more than 17 percent of a typical softcore system for a small scale embedded application.
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INTRODUCTION
A real-time system is one where correct operation of the system depends not only on the correct values of system outputs, but also on those outputs being produced in a timely manner. A real-time operating system (RTOS) assists in the operation of real-time software systems by providing basic support for concurrent real-time software tasks, such as scheduling, resource management, synchronization, and inter-process communications [1] . The use of an RTOS is now common in many real-time applications, and even small-scale embedded system could benefit from using an RTOS [2] . However, an RTOS brings along cost in terms of computational overhead and responsetime unpredictability.
Recent advances in field programmable gate array (FPGA) technology provide the possibility to implement a softcore processor based digital system on a single FPGA chip. This approach adds flexibility in design and provides a quicker time to market. However, a softcore processor has poorer performance when compared to a hardcore processor. Running a standard RTOS on such a system can significantly degrade the system's real-time performance. To relieve the problem, designers should fully embrace the flexibility of an FPGA based system, to explore new computing architectures [3] and to customize the system for individual applications.
Hardware acceleration for operating systems has a long history. Various acceleration techniques, such as caches, DMA and memory management, have now been widely accepted in modern computers. The first attempt to accelerate RTOS was found in early 1990s, when the well-known RTU project [4] proposed a hardware kernel covering key RTOS functions. The RTOS acceleration techniques have been proved to reduce computation overhead and improve system predictability [3] , [4] . They can also lower the system requirements such as CPU frequency and system memory, and thus reduce cost and power consumption [5] .
Scheduling is one of the key factors that affects the behaviour of real-time systems [6] . The scheduler decides which task to run next in order to best meet the system's real-time constraints. Commercial RTOS generally use a simple priority-based scheduler [2] to implement rate monotonic (RM) Scheduling since it can be easily constructed with low runtime overhead. Compared to RM, deadline based algorithms (such as Earliest Deadline First, EDF, and Least Slack Time, LST) can potentially provide better decisions. RM requires the designer to include a large safety margin to account for sub-optimal scheduling decisions in worst-case situations. As a result, it can lead to low average system utilisation. Another critical problem is the task starvation problem when a high priority task misbehaves. On the other hand, EDF and LST are proved to be optimal on real-time constraints, but incur a high runtime overhead [7] . Basically, they require the system to establish a system clock and dynamically update a task's scheduling priority at each job release. Further, the scheduler should provide a mechanism to monitor task execution time since explicit deadline information is introduced. These issues lead to a large overhead for software implementation and reduce the algorithm benefits.
A hardware scheduler moves the scheduling function from software into hardware, which runs in parallel with the software tasks. In such case, algorithms that require frequent scheduling activity and time awareness can be implemented without interruption to running tasks, thus adding no extra runtime overhead. This enables system designers to apply algorithm with better scheduling decisions.
The main disadvantages of a hardware scheduler are increased hardware usage and algorithm inflexibility. However, a small scale embedded system has a limited number of tasks and predefined functions. The hardware scheduler on an FPGA system can be packaged as a customisable IP core. This makes it easy to use and also allows customization on an application-by-application basis. For example, rather than needing to choose a fixed number of tasks to support in the scheduler, the core can be customised to exactly the number of tasks in the target system. This makes a hardware scheduler a much more attractive option.
The remainder of the paper is structured as follows. In Section 2, previous research results in hardware scheduler are reviewed. In Section 3, two new task queue architectures are introduced as the footstone. Section 4 presents the hardware scheduler architecture and Section 5 discusses the implementation. In Section 6, its performance is analysed and compared to software schedulers.
RELATED WORKS
Many task schedulers are developed based on the task queue model [7] , [8] , in which tasks waiting for execution are stored in a ready queue. When processor becomes idle, the scheduler fetches the next task from the ready queue and dispatches it to the processor for execution.
In real-time theory, RM and EDF are two most accepted algorithms. RM is a static priority algorithm, which means a task maintains its priority throughout the system's lifetime. In contrast, EDF is a dynamic priority algorithm, in which a task's priority changes based on the absolute deadline of the current job. Commercial software RTOS generally uses a static priority scheduler to implement RM scheduling. The simpler approach, Bitmap Scheduler [9] , implements a bit value priority queue (PQ) but has the limitation that each priority only holds one task. The multilevel feedback queue model [7] allows each priority level to hold multiple tasks. Its implementation splits the ready queue into several FIFO queues, thus circuits' complexity and runtime overhead increases as the priority levels becomes higher.
In deadline based (or dynamic priority) algorithms, EDF and LST are proved to be optimal, i.e., if a feasible schedule is available, these algorithms will find it [7] . Compared to RM scheduling, dynamic priority schemes are more difficult to implement [7] , [10] , but they have the advantages that such systems have lower task pre-emption rate and allow better processor utilization [10] . Formal deadline scheduling algorithms require a kernel to provide task level time and deadline management. Currently, most software EDF schedulers are research oriented and do not support effective deadline management for all tasks. Some RTOS implement EDF using dynamic priority allocation on top of a normal priority scheduler. This scheme, however, can introduce a large worst case computation overhead. Another natural approach implements a ready queue sorted based on tasks' absolute deadlines. This method will be further studied in Section 3. LST is even more difficult to implement because it requires the scheduler to continuously calculate the slack time for all tasks. The Laxity-tie problem is another disadvantage, which defines the situation when two or more tasks have same laxities and task switch happens continuously until the tie breaks.
The advantage of software schedulers is that they are simpler, more flexible and scalable. They also fit a software RTOS naturally, thus designers can implement algorithms in different ways without worrying about the hardware architecture, signal synchronization, resource usage and other complex issues found in hardware design. However, complex algorithms make the scheduling process less predictable and introduce large overhead in systems with high task switching rate.
Researchers have found that task scheduling can be faster and more predictable if it is separated out of the central processor. The obvious benefits are reduced runtime overhead and event response time due to smaller critical sections [4] , [11] . It also saves the system from frequently servicing the system tick interrupt service routine (ISR) [12] , which improves scheduling predictability and increases processor utilization. Further, some advanced features like time slicing and deadline management can be easily implemented. The separate scheduling module is achieved either through the co-processor kernel approach or hardware scheduler approach.
The co-processor kernel approach uses either a separate full-feature processor or a similar architecture to run a software kernel program. Early projects include the Spring Coprocessor [13] , and Kernel Processor [14] . With the advance in multi-processor technology, more implementations can be expected [15] . The main drawback for this approach is the communication and synchronization problems between two individual systems, as stated in [11] . Further, this approach is costly in resources and power, and a dedicated coprocessor interface is required on the CPU. For safety critical applications, formal testing and verification processes for software are much more complex than for hardware [16] .
The hardware scheduler approach uses customized circuits to further reduce the runtime overhead. Some schedulers [17] are constructed based on state machines and common software data structures, which is similar to the coprocessor kernel approach. This scheme is referred to as the serial hardware approach. Another category implements dedicated hardware data structures and applies special hardware techniques (like pipeline or parallel processing) to facilitate the scheduling process. It is referred to as the dedicated hardware scheduler approach. Most work on the latter approach is inspired by the success of hardware packet schedulers in network communications [18] . They include simple priority encoder, comparator tree and various hardware task queue models, such as a FIFO priority queue, shift register (SR) PQ and systolic array PQ.
The dedicated hardware scheduler approach is the focus of this paper. It implements circuits specially optimized for scheduling and achieves a much shorter scheduling delay than other approaches. Hardware circuits also enjoy good reliability and runtime predictability.
The FIFO PQ model, first introduced as a hardware scheduler in the RTU projects [19] , uses a few FIFO queues plus a priority encoder to implement a hardware ready queue. Another similar approach is found in the Hthreads project [20] . This model is easy to implement and its performance solely depends on the priority encoder. The critical problem, however, is the resource usage. If dynamic priority allocation is allowed in the system, the scheduler's resource can scale quadratically, with the worst case that all tasks occupy a single priority, but each queue is made large enough to hold all tasks. This architecture also has the disadvantage that it doesn't allow tasks to be easily removed from the queue.
The shift register (SR) PQ model is discussed in Section 3.1.2 The design in [12] uses it to implement a configurable architecture which can perform simple priority, EDF or direct RM scheduling. Each node in the SR queue implements comparison and decision logic to support de-queue and en-queue operation. Since two parallel entries are linked to each node, it creates bus loading problems and limits the scalability of the architecture. Also the design is greatly affected by the size of scheduling information (SCHD-INFO), N. If N is large, the comparator's time complexity and resource usage will grow significantly. As many practical systems require both fine time granularity and long system lifetime, a large SCHD-INFO is necessary in a deadline scheduler, which makes SR-PQ model not applicable. One similar approach, the systolic array PQ is implemented in [21] . This circuit removes the parallel input to avoid the bus loading problem. However, this modification increases task enqueue overhead and the resource problem remains. Another important project develops a real time mechanism to circumvent the size and sharing limitation of this hardware task queue [22] .
The comparator tree model is one unique approach [23] , [24] , because tasks in this model are implemented as parallel finite state machines (FSMs). The parallel outputs of task status are linked to a comparator tree to compute the scheduling result. This model costs the most logic resources in all approaches. The simple priority encoder model is only applicable for the bitmap scheduler [25] . It provides limited functionality and little performance gain when compared to its software counterpart.
Most hardware scheduler approaches originate from the packet scheduler. However, they are two different application scenarios and should have different implementation focuses. Generally, a task scheduler deals with a more complex control model and requires a larger scale on scheduling priority. More comparison can be found in Section 3.2
In the different hardware scheduler models discussed above, the SR-PQ model provides a balanced solution between processing speed and resource cost. This research modifies the SR-PQ model and implements a new task queue circuit that overcomes the defects.
HARDWARE TASK QUEUES
The task queue serves as a basic primitive in both software and hardware schedulers. Besides the ready queue in the task scheduler, a task queue is also used to construct other kernel queues [8] like the sleep queue or semaphore queue.
Task Queue Basics
A task queue data structure is a linked list in which each list node stores a task pointer. Tasks in the queue are linked serially in a particular order. This identifies three types of task queue. In the FIFO and LIFO queue, tasks are arranged by their arrival order. The priority queue, on the other hand, arranges tasks based on the priority (SCHD-INFO). If tasks share equal priority, then they follow the FIFO order.
Two nodes in the queue are of special interest: Q-head and Q-tail. Q-head marks the head of the queue while Q-tail marks the last occupied node. This data structure includes three essential control operations. The enqueue control inserts a new task entry to the correct position. The dequeue control, issued by the queue controller when a task switch is due, shifts out the task in Q-head and Q-head is updated. The remove control deletes a task of any position in the queue. Apart from that, kernel can also peek at the data stored in Qhead without removing it.
Many RTOS use the ready task queue to implement task scheduling. In such cases, the scheduler translates input task controls into queue controls, and only the tasks ready for execution are added to the ready queue. The scheduling processes include ready queue management and task preemption detection, which compares the priority between queue head and the running task. Fig. 1 shows a FIFO ready thread queue implemented in RTEMS [26] . A thread is considered the same as a task in this paper. In this software model, queue nodes are linked together through software pointers. Each queue node represents a particular thread, except the first node which is a control field. The first node contains two pointers that map the Q-head and Q-tail. With these two pointers, a scheduler can easily locate the Q-head to perform dequeue and Q-tail to enqueue a new task. Other nodes also maintain pointers that connect the adjacent nodes. In each thread structure, it has one field that records the node address of the assigned kernel queue. With that, the scheduler can easily locate the thread node and perform the remove control. During node removal, the scheduler only needs to reset the pointers in two adjacent nodes.
Task Queue Implemented in Software
Task Queue Implemented in Hardware Scheduler
As shown in Fig. 2 , the SR-PQ implements an array of shift register blocks that is self-sorted based on their priorities. Besides the priority, a queue block also stores an address field, which is the task identifier (TID) in a task queue. Each node has two parallel entries. The new_entry_bus is used to enter queue data while another input issues control commands (read and write). Besides that, each block is connected with the adjacent blocks and the stored data could be shifted left or right by command. The 0th block represents Q-head and holds the current highest-priority task.
This model only supports the dequeue (read) and enqueue (write) controls. Based on the controls, the queue block has three operational modes: keep current task, shift left/right and latch the new task. On an enqueue operation, a new task and its priority are broadcast to all the blocks via the new_-entry_bus. Priority of the new task is compared with that of the local task through the comparator and each block makes a local decision. In the end, only one block will latch the new task. The other blocks will either stay still or do a shift operation to latch their right neighbour's data. This leads to a net effect that forces the queue to automatically re-order itself. When a dequeue control is issued, the data in Q-head is read and all other blocks are shifted to their right.
This approach utilizes distributed control to process queue controls, which reduces the overhead of the enqueue operation. Some general defects of this queue model are reviewed in last section [18] . It has some other problems when implemented as task queue, as discussed in Section 3.2 This paper modifies this circuit and presents a new approach that utilizes centralized control to process enqueue control and distributed control to manage other queue controls.
Scheduling Based on Ready Task Queue
The ready queue model can be applied to many scheduling algorithms. Its main idea is to let all ready tasks be prioritized in a queue in advance. When task switching is due, the scheduler only needs to output the queue head. Its core function is the enqueue operation which inserts a task into a proper position in the queue. For FIFO and LIFO queues, the enqueue process is straight forward. For a priority queue, the enqueue process is more complicated and different approaches can be used to accelerate it.
The architecture of traditional hardware queues makes it difficult to implement the remove control. A software queue implements a virtual queue, in which task nodes are connected through pointers. The scheduler can easily identify a task node in the queue, and process a remove control. In contrast, a hardware queue implements a queue in real circuits. Task shifts caused by queue controls are not visible to the controller. This makes it hard to identify the actual position of a task in the queue. Thus the remove control is not feasible in such architecture. Fig. 3 shows a simple functional model of a hardware priority scheduler. The ready task queue implements a hardware queue sorted based on task priority. Thus the scheduler generates a result by simply fetching the head of the ready task queue. The queue controller is responsible for translating task controls into queue controls and processing each queue control. When a task is activated, its priority is stored in the SCHD-INFO memory and the task is inserted into the ready queue. In this model, the RTOS fully controls the scheduling process. When a task control is raised, it retrieves the Q-head information and decides whether task pre-emption is needed
Task Queue versus Packet Queue
The SR-PQ model was originally developed for packet scheduling in computer networking. Its design prerequisites are different when compared with task queue. In packet scheduler, the control operations can simply be data insert (or enqueue) and dequeue.
In a practical task scheduler, the remove control is essential and contributes to various functions. First, a system monitor task or an ISR can use it to block a ready task that has malfunctioned. Meanwhile, some RTOS features require tasks' SCHD-INFO to be dynamic, for example the dynamic priority allocation in EDF and priority inheritance scheme. The remove control can facilitate the modification of SCHD-INFO online. Moreover, remove control is useful when a task queue is implemented in other formats, such as a sleep queue or semaphore queue.
Besides the queue control issue, there are other design considerations that vary between these two applications.
1. A complex algorithm may require the scheduler to constantly access tasks' SCHD-INFO while the packet queue is not accessible except through dequeue control. 2. A task queue (in small scale embedded systems) requires a smaller queue length than a packet queue, thus the bus loading problem becomes less critical. 3. Network queues need to consider peak arrival rates while task controls normally arrive at a fairly low rate. 4. A task's SCHD-INFO may have a wide index range (deadline scheduling), while a network queue only uses a small number of priority bits. Another critical difference is the resource constraints. A network scheduler can be implemented on the dedicated hardware without considering its cost and power. In an embedded SOC system, however, designers need to restrict the circuit resource, which then leads to lower cost and power usage. In an FPGA-based platform, one additional requirement is to better exploit on-chip resources. Thus some memory primitives normally implemented using registers shall be transferred to BRAM [27] . 
TANG AND BERGMANN: A HARDWARE SCHEDULER BASED ON TASK QUEUES FOR FPGA-BASED EMBEDDED REAL-TIME SYSTEMS
Basic SR Task Queue
The basic SR (BSR) task queue model has been developed based on the SR-PQ. It adds a remove control clause and is resource sensitive. As shown in Figs. 4 and 5, the model has a similar task block array architecture with serial and parallel entries. However, each node contains an extra parallel TID entry (only in priority queue) and an empty flag propagation line. Similar to the SR-PQ, each block in the BSR queue has its own logic cell and performs distributed control based on parallel entry and its stored TID. The Q-head in this model represents one physical end of the queue, and the dequeue control outputs the Q-head whose TID becomes the new running task in the system. This primitive architecture natively records tasks based on their arrival order and completes all task controls within two clock cycles. It can be used to implement FIFO, LIFO and priority queues in a hardware scheduler.
Unlike its predecessor, a task block in the BSR queue only contains some simple logic and registers for the TID field and an empty flag. The queue controller performs centralized enqueue control, thus the SCHD-INFO and relative comparator are no longer implemented in the task block. The empty register, which marks a node empty, is connected to a propagation chain and generates the empty flag. They are added to facilitate remove control and mark the Q-tail node. Generally, a node identifies itself as a Q-tail when it is empty but receives a non-empty flag from its right block.
The new control clause, remove control, is processed in two cycles. In the first cycle, each task block will compare its REG-TID field with the parallel TID input. If the target task is found, the block will set its empty register which also causes its empty flag raised and propagated to the left end of the queue. In this case, if one block in the middle of filled blocks is removed, all its left blocks will output the empty flags. In the second cycle, the queue automatically reorders itself. All SR blocks with empty flag raised will copy their left block at the same time. This operation then fills the deleted block in the queue.
FIFO and LIFO Based Task Queue
For the FIFO queue, a task is inserted to the queue through the parallel entry as illustrated in Fig. 6 . During the process, the enqueue control is asserted and new task TID broadcast to all queue blocks. The current Q-tail block will record the new task TID. It also clears the empty flag thus its right neighbour block becomes the new Q-tail block. With the dequeue control, the queue head will be fetched and the whole queue will be shifted left. Similarly, a LIFO queue is also easily implemented with BSR queue model, except that its enqueue/dequeue controls and data are addressed through Q-head.
Priority Task Queue
The BSR task queue could also be used to construct a priority task queue like the one in the example scheduler architecture in Fig. 3 . The priority task queue is sorted based on a task's SCHD-INFO, which could be either priority or deadline. Unlike the shift register PQ model, the SCHD-INFO in BSR queue is stored externally in a dedicated memory and can be accessed by the queue controller using the index TID. Moreover, enqueue sorting is processed using centralized computing through the queue controller.
During the enqueue operation, the queue controller needs to search the queue to find the right position to insert the new task. In the search process, it goes through the queue with a certain search algorithm. The queue controller reads the TID field in the selected queue node and uses it to fetch the SCHD-INFO, which is compared with the new task's SCHD-INFO. This search can use either a linear or binary search [28] , as discussed in Section 5. 3 When queue search is performed, the queue controller reads the TID field of all occupied task blocks through a TID bus. Once the enqueue destination is found, a target node is selected to latch the new task. Thus an enqu_found signal is broadcast along with target node's current TID. This lets the queue to reorder and prepare an empty node for the new task. In the next cycle of enqu_found, the new task TID is stored.
With the centralized enqueue control, the SCHD-INFO comparator logic is moved to the queue controller. Because the SCHD-INFO is stored in a dedicated memory block, it is possible for a task to have SCHD-INFO with a large index range such as 32 bits. This fits the requirements of the deadline scheduling. Otherwise, having SCHD-INFO register and comparator logics in each queue block will lead to high resource cost. A hardware circuit can be used to filter a number of inputs and output the active one with highest priority. A priority selector has N data inputs and N data outputs. Its input lines follow a priority order and the input having the highest priority will take precedence, while other inputs get filtered. Table 1 shows an example of a 3 bit priority selector. The logic equation for the priority selector is listed below. The N bit priority selector has inputs I i and outputs O i . C i is an intermediate signal that propagates from the input with highest priority. The output of the device depends both on the input and the intermediate signal.
The priority selector is a primitive circuit which can be used to build a priority encoder and priority multiplexer. There are various approaches to implement the priority selector, either optimized for speed or for logic resource use. As the current project is prototyped on an FPGA, the intermediate signal is implemented based on propagation chain (or carry chain [27] ) of the device.
A PMUX is constructed by combining a multiplexer with a priority selector. As illustrated in Fig. 7 , it has N data ports and each data input comes with a separate select line. Similar to a priority encoder, the select lines imply a priority order. The PMUX outputs the data port enabled with the highest priority.
Advanced SR Task Queue
The advanced SR task queue is based on the BSR task queue and is optimized specifically for priority queues in deadline scheduling. As we can see in the BSR model, the most time-costly operation in the sorted task queue is the queue search process, incurred by the enqueue control. The Advanced SR task queue introduces two new queue control clauses and incorporates not only ready tasks but also blocked tasks. With this approach, synchronization related task controls (task activation and blocking) will not cause tasks to enter and leave the queue frequently. Thus reduces the occurrence of the queue search process.
To distinguish between ready tasks and blocked tasks, a schden flag is introduced as shown in Fig. 8 . Two extra queue control clauses, que_act and que_blk, are applied to control the schden flag. Similar to the remove control, each SR block checks the parallel entry when activate or block control is issued. If the TID matches, its schden flag will be set or cleared. These two control clauses take only one cycle for the scheduler to process. This scheme reduces the occurrence of enqueue operations when compared to BSR task queue.
Other control clauses are similar to the priority queue in the BSR model. But the Q-head in this model is different from the one in BSR model. Here Q-head is assigned to the "ready" task block with smallest SCHD-INFO (highest priority), thus its physical position is volatile. The queue blocks' schden flags are connected to a PMUX, which decides the Q-head. This ensures only ready task is output for task switching.
HARDWARE SCHEDULER ARCHITECTURE
This section introduces a configurable scheduler architecture that supports both priority and deadline scheduling algorithms. It also describes its interface with the RTOS.
Passive versus Active Scheduler
When cooperating with a software kernel, the hardware scheduler can behave either actively or passively. For a passive scheduler, it does not inform the RTOS that a task switching is due. The scheduling process in the system is fully controlled by software kernel. It issues scheduling control or read scheduler register only when it considers switching might happen. In contrast, an active scheduler decides task switching in the system. It notifies the RTOS, usually through an interrupt, when a switching is due. The RTOS will quickly respond to the interrupt and performs task switching provided it is not in a critical section. Many hardware schedulers found in the literature are passive schedulers. The hardware scheduler normally operates with a very low runtime overhead. In a traditional computing system, all task controls are issued by the software kernel, thus RTOS knows that a possible task switching will happen. It then stalls the processor for a few clock cycles and controls the passive scheduler to output a result. The system response time depends on how often the RTOS queries the scheduler. Fig. 9 illustrates a simplified hardware kernel that mainly addresses the scheduling operation. This architecture replaces the system tick ISR and software time services with the hardware timer array and Sleep Task Queue (which can be easily constructed with the BSR task queue). Without these two modules, the pure hardware scheduler can also be interfaced with a normal software RTOS. However, removing the system tick ISR can help to maximize the performance gain of using a hardware scheduler. Hardware timer array can also accelerate the periodic release of task job. Note that experiments in this paper mainly address the benefits of pure hardware scheduler.
Scheduler Architecture
In the above model, the software RTOS still implements a task control block (TCB) and governs task management. The hardware scheduler maintains task status and performs scheduling based on task controls from the RTOS. The scheduler requires a direct input of system clock, because some scheduling algorithms, such as EDF and LST, need a system clock to calculate the SCHD-INFO for different tasks.
The hardware scheduler also includes memory modules storing SCHD-INFO and task states, the current task node exporting the scheduling result, the scheduler control entry that translates task controls and the core scheduler that performs core scheduling functions. Because our application is based on a Xilinx FPGA, the on-chip block memory BRAM [27] is used to implement the SCHD-INFO memory. Each BRAM has two ports, thus one is used by the RTOS to configure SCHD-INFO, and the other provides data for the core scheduler.
The section enclosed by the dashed line in Fig. 9 is the configurable region. The actual circuits there depend on the scheduling algorithm implemented. The scheduler control entry module is responsible for checking and translating generic task controls from the RTOS into dedicated controls for specific scheduler architectures, such as block priority level, or dequeue. It also updates internal task states based on control commands. The most important module, the core scheduler, implements dedicated hardware scheduler circuits based on the task queue model. It computes the nextto-run-task from initiated tasks and outputs it to the current task node.
Scheduler Interface
In this paper, the hardware scheduler is linked on the processor on-chip bus to minimize communication delay. With the Leon3 processor selected, the scheduler module is connected on the AMBA-AHB bus. The scheduling result can be passed to RTOS either actively or passively. If active scheduler model applied, the switch signal will drive an interrupt that triggers task dispatching. Otherwise, it sets a switching due flag sampled by RTOS after a task control system call. The switch_confirm signal is used to synchronize between scheduler and RTOS, since RTOS response can be delayed when system or an application enters a critical section.
The above scheduler architecture has a clear control interface. Since programmed in VHDL, it can be easily configured to support a certain scheduling algorithm and behave either actively or passively. Other complex algorithm can be supported so long as the algorithm can be mapped onto a task queue model.
SCHEDULING CORE IMPLEMENTATION
This section discusses the hardware implementation of several scheduling algorithms. It starts with fixed priority scheduling for RM algorithm, in which each task's SCHD-INFO is constant through its lifetime. Two varieties of priority scheduler are implemented. They are the standard algorithms used in software RTOS. Then two deadline based schedulers are presented. They are more complex algorithms since SCHD-INFO becomes variable. Tasks' SCHD-INFO in EDF changes every task job while that of LST changes every system tick. These require a more complex architecture for the scheduler.
Priority Scheduling
Priority-based scheduling is widely adopted in real-time systems [2] . Designers use the RM algorithm to decide a task's priority and this will stay constant during the task's lifetime. Some deadline scheduling algorithms are also mapped to the priority-based scheduler [10] , which uses a mechanism called dynamic priority allocation. The priority scheduler discussed in this section cannot independently process such algorithms. Nevertheless, the schedulers are constructed based on the BSR queue, thus supports online change of task priority. It only requires the kernel to implement a top level software scheduler that calculates task priorities at runtime.
Multi-Level Feedback Queue (MLFQ) Scheduling
Some systems allow many tasks to share the same priority level. Such a task set can be scheduled with a multi-level feedback queue architecture. This architecture only stores ready tasks and scheduling outputs the task with highest priority. If a number of tasks share the same priority, their schedule follows FIFO order. Fig. 10 shows a diagram of the MLFQ scheduler. Each priority level is built up with a BSR FIFO Queue, and the queue head is positioned at the right end of the queue. The queue controller dispatches new task and queue controls according to the priority information (PID) stored in task control commands or SCHD-INFO BRAM (refer to Fig. 3) . Once a task is activated, an enqueue control is dispatched to the task queue with given PID. If it is blocked, the queue controller broadcasts a remove control with its TID, and the BSR queue removes the task automatically. When the Tswitch Detector identifies task switching, it sends back a dequeue signal (with PID) to shift out the Qhead in the selected task queue.
The Q-head of each task queue outputs its empty flag to the Queue Empty List, which then passes a PSEL to select a non-empty queue with the highest priority level. The Tswitch Detector maintains one register to store the current PSEL output priority level, and a Run-task node that stores information for run-task (PID and TID). When task activation happens, the Tswitch Detector compares two PID values to monitor task pre-emption. Task switching may also occur when the Run-task node receives a task suspend control. If switching is detected, a dequeue control is issued to the selected task queue. The Q-head TID then replaces TID in Run-task node and outputs its scheduling results. Meanwhile, the old run-task TID is fed back to the task queue of its priority level (if not blocked). This operation is also known as queue rotate.
Time Sliced MLFQ
Time-slicing allocates equal execution time to eligible tasks of the highest priority. It is only meaningful for algorithms that allow tasks sharing the same scheduling priority. Popular scheduling algorithms that support time slicing are Round-Robin Scheduling and time-sliced MLFQ. For the time-sliced MLFQ, ready tasks on the same priority would be executed in turn.
Normally, a low frequency system tick is routed into the hardware scheduler to provide a time-slice switch signal. Besides task suspend and task pre-emption, this signal can also trigger a dequeue operation. In some systems, one time slice can be configured for a number of system ticks, and this number is called the time slice quota. When preemption happens in the middle of a system tick, scheduler designer can apply the scheme either to let new task inherit the old task's quota or process a background task.
Time slicing generally introduces more task switching to the system, but this problem can be relieved with a hardware acceleration technique called task pre-loading. In time slicing, the time point of most task switching is pre-known to the system, and so the system can pre-load the new task's context to reduce task switching overhead if such a mechanism is available in the processor. The scheduler can use a Pre-load node (similar to run-task node) to provide the preload TID. Unlike the run-task node which gets refreshed only when switching is due, the Pre-load node will be consistent with the Q-head of the highest priority queue.
Deadline Scheduling
In a fixed-priority scheduler, a task holds constant SCHD-INFO (priority) at all times. However for deadline scheduling, tasks may have different SCHD-INFO at different times. Thus tasks frequently enter and leave the ready task queue. Additionally, their SCHD-INFO may require a large index range.
In the EDF algorithm, a task's SCHD-INFO (absolute deadline) is calculated based on its job release time, which changes every task job. The simple definition of task job is a single round of task execution To describe this process, an extended task state transition model is introduced. Different from common task state model, two extra control clauses, "release" and "complete", are used to mark that a task job is released or completed. The added task state "Done" represents the state that a task job has finished and waiting for another to be released. In EDF scheduling, once a new job is released, the scheduler will calculate its SCHD-INFO based on the relative deadline (pre-known) and current system time. LST Scheduling is more complex, as tasks' SCHD-INFO (slack time or laxity) will change every system tick. This will be discussed later in Section 5.2.2.
EDF Scheduler
A scheduler with the EDF algorithm dispatches the task with the earliest deadline. One design option is to construct a BSR queue that sorts ready task based on its absolute deadline. The scheduler picks the next executable task from the queue head. With this model, the main overhead comes from the enqueue control. In the worst case, inserting a task into a sorted task queue requires N steps, where N is the length of task queue. There are two ways to accelerate this process. One is to use a search algorithm to optimize the queue search, as to be discussed in Section 5.3 The other way is to reduce the cases that incur an enqueue related queue sorting.
For tasks in the above scheduler model, the enqueue process happens in two situations. One comes with the job release of a task, and is called release enqueue. The other one, referred as synchronization enqueue, occurs when a task reactivates from the blocked state. Release enqueue updates a task's SCHD-INFO and inevitably leads to a queue sorting. The synchronization enqueue, however, doesn't change a task's SCHD-INFO. Its relative scheduling priority is maintained until the current job completes. In that case, queue resorting can be prevented.
The proposed EDF scheduler is constructed with the ASR task queue that holds all tasks released, either blocked or ready to execute. Thus a synchronization related task controls will not cause the queue to re-order.
To further accelerate scheduling, tasks are differentiated between periodic and aperodic tasks. For all tasks, they have a consistent relative deadline (rlv_ddl) since initialization. The other factor to calculate absolute deadline, job release time, is acquired differently. For a periodic task, its release time is pre-known, thus scheduler can update its absolute deadline (abs_ddl) before a new job is released. For an aperiodic task, its release time is unknown, thus its abs_ddl cannot be decided until a new job arrives.
In such cases, different control commands are applied to task controls (complete and release) used in periodic and aperiodic tasks. This can optimize the scheduling overhead, as will be shown in the results section. For a periodic task, it gets dequeued from the task queue once it completes its current job. The scheduler then calculates its next abs_ddl and immediately adds it back to the task queue. With this method, if the task's new job holds a shortest abs_ddl, the release operation simply set the schden flag in ASR queue, and the switching overhead could be reduced to a minimum.
In contrast, an aperiodic task remains outside the task queue from the time it completes the current job until the next job is released. The release enqueue covers the overhead for the scheduler to calculate the new abs_ddl and inserts it into the right position of the task queue. If the aperiodic task holds a shortest abs_ddl, the switching overhead will be large.
In the proposed EDF scheduler, task init, job release and complete controls for periodic and aperiodic tasks are treated differently and enqueue occurs at different times. The init, complete and release control for periodic tasks are named as p_init, p_cmpt and p_rels while the ones for aperiodic tasks are named as ap_init, ap_cmpt and ap_rels. For a periodic task, enqueue happens immediately after the p_cmpt control and p_init. The p_rels is regarded the same as the task activate control. For an aperiodic task, enqueue happens only after ap_rels is issued. The ap_cmpt control removes the executing task from the core scheduler and ap_init performs no action. Fig. 12 illustrates the architecture of the EDF scheduler. The enqueue generator processes enqueue-related task controls and issues enqueue controls to the queue controller in the ASR queue. It also calculates the abs_ddl and stores them in the abs_ddl BRAM. In this model, two memory blocks are used. The rlv_ddl of a task is configured by the software kernel during task initialization and stays constant. In contrast, the abs_ddl is used as SCHD-INFO and is constantly accessed by the ASR queue controller.
Similar to the MLFQ scheduler, the Tswitch detector is used to identify task switching. But in this scheduler, the running task is not shifted out of the queue during execution. Instead, Q-head directly points to the task due to run and run-task node copies the Q-head info. Dequeue control is issued when a task completes its current job and its abs_ddl becomes invalid.
LST Scheduler
Software implementation of the LST algorithm is more complex than EDF. In EDF, task deadlines stay constant once assigned. Therefore, EDF does not require the RTOS to perform scheduling until a new task job arrives. In LST, however, every task's slack time changes with time and preemption can occur anytime. In common design, a system tick ISR is required for the software scheduler to update all ready tasks' slack time and perform scheduling at each system tick. This leads to a huge scheduling overhead. However, the LST algorithm can be simplified to ease the implementation.
In the equation above, gclock (or t) represents the system's real-time clock. It increases with every system tick. There are two fields in tmval. The task's absolute deadline (da) stays constant once the job is released. c' is the remaining computation time for a task. When a task gets initiated, c' is assigned with c max , which refers to the worst-case task execution time. The c' becomes variable only when the task is executing and it decreases every system tick then. For a task set, only the running task increases its tmval value. All other tasks' tmval remain static as time progress. As gclock is same for all tasks, the tmval can be used as SCHD-INFO instead of slack time. This simplifies the scheduling process, in which scheduler only needs to update the executing task on every system tick.
Similar to the EDF scheduler, the ASR task queue is used to implement circuits for the LST algorithm (architecture found in Fig. 13 ). One major difference is that the running task is not in the ASR queue, but is placed in the run-task node, and a counter is attached to it. Therefore, the SCHD-INFO of the running task gets increased every system tick. For non-running tasks, their relative priorities (or SCHD-INFO) stay constant after job start, thus their positions in the ASR queue remain constant. As normal, the Q-head holds executable task with the smallest tmval. During scheduling, the Tswitch Detector compares the Run-task node's tmval with that of Q-head to detect task pre-emption. Both task pre-emption and suspension can cause a task switch.
Task pre-emption happens in the following process. Initially, the Run-task node holds the smallest tmval in the task set. As time progress, its tmval gets increased until it is greater than the one in Q-head. Then task pre-emption occurs, it initiates a dequeue control followed by an enqueue control. The original Q-head is shifted to the Run-task node and the running task is added back to the task queue. In such a situation, a laxity-tie happens as these two tasks hold the same or similar slack time. Then these two tasks will run in turn till one of them completes its current job.
There are two common approaches to alleviate the laxitytie problem. The simple one is to introduce a laxity-tie quota Q lt . When scheduler compares the run-task with Q-head, pre-emption will not happen unless tmval ðRun À taskÞ > tmval þ Q lt (Q-head). If a laxity-tie happens, the tied tasks will get executed in turn with a time slice Q lt: Another approach is to adopt the Enhanced LST algorithm [23] , which can be one direction of future research.
Enqueue Search for Sorted Task Queue
As discussed in the previous sections, the enqueue control for the task queue inserts a task into a sorted priority queue. Because this process is managed by the queue controller with the centralized control model, complex search algorithms can be applied. In this paper, only linear search and binary search are examined.
Linear Search
Linear search or serial search is the easiest way to go through a sorted queue. In this approach, the queue controller polls every block in the task queue. For a task queue with length N, the worst case process time for the controller to walk through the queue is N. Considering SCHD-INFO stored in BRAM, whose access time is two cycle, the worst case process time is N þ 2 system cycles.
Binary Search
Binary search [28] can greatly improve the worst case process time of the enqueue operation. At each stage of the algorithm, the queue of current stage will be divided into two subset queues that are half in size. The controller then compares enqueue task's SCHD-INFO with that of the middle block of the queue. Based on the result, it then decides which subset queue will be used as the queue for next stage. Such operations are repeated till a position found for the enqueue task.
The worst case process time for this algorithm is ceiling (log2(N)) steps. However, we need to consider that the BRAM access time is two cycles. Thus the time complexity is increased to O(2.ceiling(log2(N))). To minimize the overhead, the queue architecture and algorithm needs to be slightly modified to adopt a pipelined architecture.
The BRAM storing SCHD-INFO should be duplicated to create a three port memory block. Thus the controller can access two blocks' SCHD-INFO at a time. In the original algorithm, the subset for next stage will only be judged after the middle block's SCHD-INFO is fetched and compared. Then the controller knows the middle block for the next stage. This requires two cycles to process a stage. In the new algorithm, next stage's middle block is pre-fetched before a subset queue decision is made. And the middle block for next stage has only two possible positions. Through that, two possibilities for the middle block's SCHD-INFO are known at the start of a new stage. And the true value is already computed in previous stage. With that pipeline architecture, the worst case process time for binary search can be reduced to ceiling(log2(N)) þ1.
Deadline Missing Management
Unlike software approaches, deadline miss management in the proposed hardware scheduler is fairly simple. For the EDF scheduler, all tasks assigned absolute deadlines are placed within the ASR task queue. Thus we only need to check the queue node with smallest absolute deadline, which is always the physical head of the task queue. Unlike Q-head, the physical queue node could hold either ready or blocked tasks. This makes sure that scheduler is aware of the deadlines for all released jobs in tasks.
For the LST scheduler, the slack time can be used to foresee whether a task will finish within its deadline, and system can apply special mechanism to prevent deadline miss or transient overload [10] .
PERFORMANCE EVALUATION
This section discusses performance of the implemented hardware schedulers in various aspects, such as control overhead and jitter, operating frequency and system performance benefits.
The computing system is based on the Leon3 soft core processor [29] , and is implemented on Xilinx Virtex-5 series FPGA (XUPV5-LX110T). To maximize system predictability, the Leon3 processor is configured to have no data and instruction cache, and eight register windows. Both data and instructions are stored in on-chip memory blocks (access time two clock cycles). Without a hardware scheduler, the system can operate at a maximum frequency of 129 MHz.
Besides the schedulers developed based on the new task queue, this paper also constructs two other EDF schedulers to facilitate the result comparison. They include a hardware one based on the original SR task queue architecture (see Section 3.1.2), and a software one based on the sorted queue model. They also apply the task control model in Fig. 11 . Table 2 illustrates the control process overhead in different schedulers. The software schedulers for comparison (eCos MLFQ and the customized EDF) on the eCos kernel [9] , are tested with an on-chip hardware timer to measure task control overheads. In the tests, the software platform runs a task set of 16 periodic synthetic tasks with random parameters. Each data in the table represents the worst case result recorded in 2,048 samples. The modelsim simulator from mentor graphics is used to retrieve hardware scheduler results. For the software EDF scheduler, large overhead is found in task release (maximum 1,079 cycles) and task activate (maximum 1,427 cycles) controls in which queue insertion may occur. On the other hand, activate and suspend controls in the MLFQ scheduler are found to be time consuming.
Scheduling Overhead and Jitter
The hardware scheduler generally takes one cycle to decode the control commands. Except enqueue, the internal queue controls are normally processed within two cycles. Simple queue controls complete in one cycle, while the remove control and controls that incur task switching require another cycle to reorder the queue and set the flags, for example task suspend and activate controls in MLFQ scheduler.
The MLFQ scheduler is constructed by FIFO BSR queues, thus the enqueue process only takes one cycle to complete. Meanwhile, the EDF and LST schedulers adopt a priority queue model, and larger control overhead is found during the enqueue process. For the ASR task queue, synchronization related task controls do not trigger enqueue, and are executed within three cycles. On the other hand, the job release control causes a task's absolute deadline to be updated, and will always lead to an enqueue process. For periodic tasks, their job release time can be predicted, thus deadline calculation and task enqueue process is shifted to the time when task completes. Thus task release costs three cycles while task complete takes a maximum of 2 þ D cycles (D represents the depth of task queue) with the linear search. If binary search implemented, D will be replaced with log(D) þ1. Note that this long control does not halt the processor and has no effect on performance.
For aperiodic tasks, the job release time cannot be predicted. Thus the enqueue process follows a job release control. It costs user 3 þ D cycles to complete. The job complete control is shortened to three cycles. The job release time control affects system's event response time.
All task controls in SR-PQ based EDF scheduler take a maximum three cycles to process. However, it has limited functionality as its ready queue only supports enqueue (task activation) and dequeue (suspension) controls. Table 2 also shows that hardware scheduler reduces the absolute scheduling jitter related to each task control.
Maximum Clock Frequency
The additional circuitry of a hardware scheduler can potentially introduce a new critical path in the system, which could degrade system's operating frequency. Table 3 shows the maximum clock frequencies for the implemented hardware schedulers.
In all queue designs, the bus loading problem does not complicate the design due to FPGA features and limited queue length in task scheduler. Nevertheless, the SCHD-INFO in the BSR/ASR queue is not stored in queue cell. This makes the parallel entry smaller and is believed to simplify ASIC design process in solving bus loading problem. For SR and BSR task queue, the queue depth is found not to impact the clock frequency. The MLFQ scheduler is only affected by the priority level, with smaller priority level having better operating frequency. Meanwhile, the queue depth affects the ASR task queue through the PMUX module. In the PMUX, both PSEL and the multiplexer circuit can be affected. PSEL is implemented using carry chain on FPGA. The queue depth influences the propagation delay. Despite that, all schedulers' maximum frequencies are faster than the clock frequency of the Leon3 processor, which runs at a maximum 129 MHz. The results argue that the implemented hardware scheduler does not degrade the overall system clock frequency. Since the paper targets small scale embedded systems, a typical scheduler is regarded to have a queue depth of 32. Table 4 illustrates the resource scaling for various task queue models. It shows that the SR task queue will cost much more logic resources than the BSR and ASR queue. In a typical priority queue with 32 queue depth and 32 bits SCHD-INFO, the resource cost in the SR queue model is three times of the ASR queue and four times of the BSR queue. Especially, SR queue's resource cost increases greatly when the SCHD-INFO bits increases. In contrast, the resource usage in BSR and ASR models only increase slightly with the SCHD-INFO bit. Table 5 shows the resource usage for different implementations of the hardware scheduler constructed with new task queue model. The resource cost for deadline based schedulers solely depends on the task queue depth. The SCHD-INFO bits (all set to 32) mainly affect BRAMs usage. This approach saves register cost, which is more useful for other hardware modules.
Resource Usage
The MLFQ scheduler on the BSR model still holds the same resource problem seen on the FIFO-PQ model, as discussed in Section 2. When used for dynamic priority allocation algorithms, both its priority level and queue depth are required to increase along with task number, thus the resource cost will increase significantly. For a fixed priority scheduler (RM scheduling), the number of possible tasks in one priority level is usually pre-known. In such cases, the scheduler's resource usage increases linearly as priority number increases.
System Benefit
To better illustrate the benefits of the hardware scheduler, this section compares the performance between a software schedulers and a hardware schedulers.
One critical performance metric for a real-time system is how quickly the system can respond to an external event. In many applications, events are signalled using interrupts. The relevant ISR then issues a signal to a task to perform a certain action. This paper studies a metric called the event trigger latency, which measures the worst case latency from the arrival of an interrupt until a high priority aperiodic task is triggered to run. This metric, similar to interrupt latency, represents a fundamental operation of the system and is found to be only affected by the number of tasks in the system.
The hardware scheduler can greatly reduce event trigger latency. For a system having eight tasks (seven periodic and one aperiodic), the software eCos is measured to have an event trigger latency of 8,518 clock cycles. The hardware scheduler can reduce this latency to 1,424 cycles. When a hardware kernel includes mechanisms to implement time services and directly signal tasks without using an ISR [20] , the event trigger latency is further reduced to 1,169 cycles. The latency jitter is also reduced from 4,657 to 849 cycles.
Besides response time, system workload (usually measured as processor utilization) is another critical metric. Theoretically [10] , for a system having eight periodic tasks, an EDF scheduler allows a higher utilization bound (100 percent) than a normal RM based priority scheduler (72.4 percent).
However, for practical systems with high task switch rates, the actual utilization available is much smaller due to scheduling, context switch and time services overheads. The hardware scheduler, as analysed in previous sections, can remove most of the scheduling overhead, providing more computing cycles for applications. In this paper, five task set cases are studied to find the scheduler's influence on processor utilization. Generally, all task sets have eight artificial tasks which run with specified characteristics. The soft-core processor has a clock rate of 100 MHz and system runs for a total period of 1 second. System tick rate is set to 100 ms.
The first three task sets are almost identical, and include only periodic tasks with random generated execution time and task period (range from 500 ms to 10 ms, deadline equal to period). The difference is how many jobs are released in one second.
The other two cases are drawn from real world applications. Case 4 tasks, described in Table 7 , resemble a car body electronics application. It has two special periodic tasks, Input and Output tasks, which deal with I/O for 16 channels. After processing one channel, the task will sleep for a specified time till the next channel is ready. One aperiodic task is used to sample and process PWM signals. Case 5 (Table 8 ) simulates a car engine controller. It requires strict real-time behaviour, thus many small threads are grouped into 1, 3, 5 and 10 ms tasks. Another special feature is the Sync task, which controls ignition and fuel injection. It is event triggered by the engine crank position interrupt and has the highest priority in the system. Due to the limitation of system performance, this task is simplified to have a minimum period of 1 ms (rpm 1,000) and four execution stages. It sleeps for a specified time after it completes one stage The experiments study both the general scheduling cost and maximum utilization available for tasks. Above the utilization bound, task deadline miss is bound to occur on worst case scenarios. Case 4 and case 5 are introduced to give a glimpse of the practical system characteristics. Note that Case 5 also reaches its highest performance bound under traditional software RM scheduler.
Results in Table 6 show that software MLFQ scheduler consumes a large overhead, with average bandwidth cost measured between 3.37 and 8.78 percent. It is obvious that the more scheduling activities, the more scheduling cost. The practical task sets include many synchronization related task switches, thus bandwidth costs are also high. The software EDF scheduler shows a similar pattern.
Moreover, scheduling overhead influences more on the utilization bound. The hardware schedulers generally boost the bound for around 10 percent for same algorithm. This performance increase is found to be more obvious when scheduler activity is high. When hardware EDF scheduler is compared to software MLFQ scheduler, a maximum utilization increase of 19.2 percent can be witnessed.
CONCLUSION
The hardware scheduler operates in parallel to the processor and requires no system tick ISR when compared to a software scheduler. Thus it accelerates system's real-time performance. Due to its nature, the hardware scheduler introduces more resource cost but is acceptable as shown in above results. This paper proposes a new task queue architecture to implement hardware schedulers for various scheduling algorithms. Compared to traditional shift register task queue, the proposed task queues have the following advantages:
1. Enable remove control to support system monitoring and SCHD-INFO change. 2. Maintain a good balance between processing overhead and resource cost. 3. Allow an external controller to access each task's SCHD-INFO to implement complex algorithm. The main defect for this queue model is its operating frequency degrades quickly as queue depth increases. Since it is designed for task scheduler, a queue depth of 64 is enough for small scale real-time systems, which does not affect system's operating frequency.
The new task queue model helps to build more practical schedulers. It enables dynamic priority change and time slicing in the MLFQ scheduler. When constructing EDF/ LST scheduler, it brings along important features including small overhead, high time resolution, deadline monitoring and long system lifetime. They also have good speed performance and the resource cost scales well for large SCHD-INFO bits.
Besides that, this research introduces a configurable scheduler architecture that fits various scheduling algorithms. The scheduler also supports the configuration of task number, priority levels and RTOS interface type. This enables designers to utilize resource more efficiently and tune the scheduler to reach maximum performance for the applied applications. 
